Protel Schematic - VTechWorks

Page 1. Page 2. Page 3. Page 4. Page 5. Page 6.
Télécharger le PDF
651KB taille 0 téléchargements 533 vues
commentaire
Report
1

2

3

4

5

6

D

D

XC164 uc.sch

MP3 & Alimentation mp3_alim.sch

MP3_MOSI MP3_SCK MP3_REQ /MP3_RES

MP3_MOSI MP3_SCK MP3_REQ /MP3_RES

I2C_SDA_3V3 I2C_SCL_3V3

I2C_SDA_3V3 I2C_SCL_3V3

USB_EN USB_connect

/RESET_ATA /WR /RD /CS_ATA

/DASP

AD[0..15]

C

A[0..15]

C

B

B

USB_EN USB_connect

/RESET_ATA /WR /RD /CS_ATA

/DASP

A[0..15]

AD[0..15]

AtaEtUSB.sch

I2C_SDA_3V3 I2C_SCL_3V3

A

A Title Size

Number

Revision

B Date: File: 1

2

3

4

5

28-Jun-2005 Sheet of D:\CD elec projet\ProjetMP3_CM\protel\CM_mp3.ddb Drawn By: 6

1

2

+5V

3

4

5

6

7

8

+3V3 AD[0..15] U17

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

+5V

R16 R17 R18 R19 R20 R22

89 90 91 92 93 94 95 96

MP3_REQ

CTN 4K7 K=3950

USB_connect

BAT54

+5V

ANA0_CON ANA1_CON ANA2_CON ANA3_CON

C1 100nF

IN1_EXT IN2_EXT IN3_EXT IN4_EXT IN5_EXT

+5V R21 100K

39 40 41 42 43 44 45 46 47 48 49 50 51 52

OCD_TCLK OCD_TDI OCD_TDO OCD_TMS /BRKOUT /RESET_ATA /BRKIN

/RESETUC_IN C6 100nF

MP3_MOSI TXD0 RXD0 /WRH MP3_SCK FOUT_CON

R39 R40 R41 R42

+5V

100K J5

+5V 2 4 6 8 /RESETUC_IN 10 /BRKOUT 12 14 16

1 3 5 7 9 11 13 15

OCD_TMS OCD_TDO FOUT_CON OCD_TDI /TRST OCD_TCLK /BRKIN

18 19 20 21 22 23 26 27 24 25 30 31 32 33

ANA0_EXT

Temperature R26

B

10K 10K

RES8C RES8B

100nF C4 6

+5V

C1+

V-

C1C2+

J7 1 6 2 7 3 8 4 9 5

A

+VBAT

100nF U9 V+

14 7 13 8

T1o T2o 232 R1i R2i

2 3 4

1 3 4 5

C2T1i T2i uC R1o R2o

LE OE

35 97 P4.0 (A16 /CS3) P4.1 (A17 /CS2) P4.2 (A18 /CS1) P4.3 (A19 /CS0) P4.4 (A20 C*) P4.5 (A21 C*) P4.6 (A22 C*) P4.7 (A23 C*) (C* CC16IO) P9.0 (C* CC17IO) P9.1 (C* CC18IO) P9.2 (C* CC19IO) P9.3 (CC20IO) P9.4 (CC21IO) P9.5 XTAL1

67 68 69 70 71 72 73 74 4 5 6 7 75 76 77 78

2 3 4 5 6 7 8 9

D0 D1 D2 D3 D4 D5 D6 D7

AD0 AD1 AD2 AD3 AD4 AD5 11 ALE AD6 1 AD7 AD8 AD9 AD10 AD11 +5V AD12 RES7D AD13 RES7A AD14 RES7C AD15 100K 100K

XTAL2

66 64 63 2 65

19 18 17 16 15 14 13 12

Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7

A8 A9 A10 A11 A15 A14 A13 A12

10 9 8 7 6 5 4 3 25 24 21 23 2 26 1

U7

A00 A01 A02 A03 A04 A05 A06 A07 A08 A09 A10 A11 A12 A13 A14

11 12 13 15 16 17 18 19

D00 D01 D02 D03 D04 D05 D06 D07

AD0 AD1 AD2 AD7 AD5 AD6 AD3 AD4

28

VCC

+5V

27 /WR 20 /CS_RAM 22 /RD

WE CS OE

A5 A6 A7 A12 A13 A14 A11 A10 A1 A2 A4 A3 A9 A15 A8

10 9 8 7 6 5 4 3 25 24 21 23 2 26 1

A00 A01 A02 A03 A04 A05 A06 A07 A08 A09 A10 A11 A12 A13 A14

AS7C256_15JC

LE OE

28

VCC

AD8 AD9 AD10 AD14 AD15 AD11 AD13 AD12

D

+5V

27 /WRH 20 /CS_RAM 22 /RD

WE CS OE

AS7C256_15JC

74_573

+5V

U18

1 36 3

AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7

A1 100K

53 54 55 56 57 58 59 60 10 11 12 13 14 15

A2

/WR

2

/RD RES7B 100K /RESETUC_IN /TRST +5V

R30 10K /CS_RAM /CS_LCD /CS_ATA /CS_CON

+12V 1 2 3

100nF

/MP3_RES LCD_RETRO

U2A

3

J2 JUMP Permet de booter R27 sur la liaison serie 1K

C2

EN_VENTILLO +5V R43 10K

74HC02

1 /RD

U2D

12

/WR

4

13

6 LCD_E

U3B

+5V

74HC32

R13

74HC02 A3 /CS_LCD

U3A

1

3

/CS1_LCD

A3

U2C

R31 10K

74HC02

10

10

/CS_LCD

U3C

9

8

/CS2_LCD

74HC32 CONTRAST

R8

R9

220R C26

220R

220nF

Q1 33pF 8MHz C24

R29 10K

Ecriture sur le LCD: - A2=0 & /CSLCD Lecture sur le LCD: - A2=1 & /CSLCD RS: A0 A3=0 -> /Chip select side 1 A3=1 -> /Chip select side 2

74HC32

8

U4A

2

VCC

X2

SQW/INTB

VBAT

SCL

GND

SDA

B

33pF

V0_LCD

VEE_LCD R6

J1

4K7

7 +5V 6 5

U10

11 10

TXD0

12 9

RXD0

AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8

8

A0 A1 A2 GND

I2C_SDA

+5V VCC WP SCL SDA

8 7 6 5

J8

I2C_SCL

DS1307

1 2 3 4

ANA0_EXT IR IN5_EXT IN4_EXT IN3_EXT IN2_EXT IN1_EXT

1 3 5 7 9 11 13 15

2 4 6 8 10 12 14 16

/DASP ES6_EXT ES5_EXT ES4_EXT ES3_EXT ES2_EXT ES1_EXT

INT0_CON SPI_MISO I2C_SDA /RESET ES0_CON ES2_CON ANA0_CON ANA1_CON ANA2_CON ANA3_CON

HE10_16 coudé

I2C_SCL I2C_SDA

24LC128

FOUT_CON

1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39

J9

2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40

AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0

100nF 9

R15 U4F

13

12

11

74HC14

C30 1nF

U4D

8

U4E 10 74HC14

R14 0R

C14

D4 BAT54S

100nF

Title Number

Revision

A3 Date: File: 3

4

5

6

C15 100nF

A

HE10_40F

SUBD9

C8 100nF

74HC14

10K

INT1_CON SPI_MOSI SPI_SCLK I2C_SCL ES1_CON ES3_CON ALE /RD /WR /CS_CON +5V +12V

D3 BAT54S

Size

2

6

74_14

C9 100nF

C12 100nF C11 100nF

U4C

5

74_14

T1 BC856

+5V

XI

4

74_14

R10 1K

220nF

U4B

3

1 C27

C

T3 FDV303

LCD_RETRO

2

C23

99

4

5

CON_3PTS T2 FDV303

USB_EN

100

U2B

6

74HC02

J3

/CS1_LCD /CS2_LCD /RESET R/W_LCD

5

11

9

ES0_CON ES1_CON ES2_CON ES3_CON

HE10 20pts coudé J6 1 2 3 V0_LCD 4 5 6 7 8 9 10 11 12 13 14 R38 0R 15 RS 16 17 18 VEE_LCD 19 20 22

C5 100nF

MAX232A

1

11 12 13 15 16 17 18 19

D00 D01 D02 D03 D04 D05 D06 D07

A[0..15]

/RESET ALE

XC164CS U6

U5 1

Q2

+5V C3 100nF 2

U1 A5 A6 A4 A12 A3 A2 A1 A15 A11 A14 A7 A13 A9 A10 A8

C7

HE10_16

C10

A7 A6 A5 A4 A3 A2 A1 A0

AD[0..15] 32.768K

R35 10K

/RSTIN /TRST /NMI

(E* TCK RxD1 T6OUT) P3.1 (TDI CAPIN) P3.2 (TDO T3OUT) P3.3 (TMS T3EUD) P3.4 (/BRKOUT TxD1 T4IN) P3.5 (T3IN) P3.6 (/BRKIN T2IN) P3.7 (MRST0) P3.8 (MTSR0) P3.9 (E* TxD0) P3.10 (E* RxD0) P3.11 (E* /WRH /BHE) P3.12 (E* SCLK0) P3.13 (F0 CLKOUT) P3.15

R36 10K

19 18 17 16 15 14 13 12

Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7

R/W_LCD P20.5 (/EA) P20.1 (/WR) P20.0 (/RD) P20.12 (/RSTOUT) P20.4 (ALE)

(AN0) P5.0 (AN1) P5.1 (AN2) P5.2 (AN3) P5.3 (AN4) P5.4 (AN5) P5.5 (AN6) P5.6 (AN7) P5.7 (T6EUD AN10) P5.10 (T5EUD AN11) P5.11 (T6IN AN12) P5.12 (T5IN AN13) P5.13 (T4EUD AN14) P5.14 (T2EUD AN15) P5.15

74_573

D0 D1 D2 D3 D4 D5 D6 D7

11 1

AD8 AD9 AD10 AD11 AD15 AD14 AD13 AD12

VDDI VDDI

(EX0IN CC23 /C6P0) P1H0 (EX1IN MRST1 /C6P1) P1H1 (EX2IN MTSR1 /C6P2) P1H2 (E* EX3IN SCLK1 T7IN) P1H3 (EX4IN CC24) P1H4 (EX5IN CC25) P1H5 (EX6IN CC26) P1H6 (EX7IN CC27) P1H7

88 62 37 16 8 29 98 34

R24 5K6

P0L0 (AD0) P0L1 (AD1) P0L2 (AD2) P0L3 (AD3) P0L4 (AD4) P0L5 (AD5) P0L6 (AD6) P0L7 (AD7) P0H0 (AD8) P0H1 (AD9) P0H2 (AD10) P0H3 (AD11) P0H4 (AD12) P0H5 (AD13) P0H6 (AD14) P0H7 (AD15)

RES8D

IR SPI_MISO SPI_MOSI RES8A SPI_SCLK 10K INT0_CON INT1_CON

D5

(CC60) P1L0 (COUT60) P1L1 (CC61) P1L2 (COUT61) P1L3 (CC62) P1L4 (COUT62) P1L5 (COUT63) P1L6 (/CTRAP CC22) P1L7

VSSP VSSP VSSP VSSP VSSP VAGND VSSI VSSI

10K

79 80 81 82 83 84 85 86

VAREF

VDDP VDDP VDDP VDDP VDDP 4K7 4K7 4K7 4K7 4K7 4K7 +5V

+5V

+5V

2 3 4 5 6 7 8 9

+2V5

I2C_SDA_3V3

220R

I2C_SDA I2C_SCL ES1_EXT ES2_EXT ES3_EXT ES4_EXT ES5_EXT ES6_EXT

C

AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 ALE

D2 BAT54

R12

I2C_SDA

100nF

+5V

87 61 38 17 9

D

C65 C66 C67 C78 C79 C80

28

R4 2K2

C56 C57 C58 C59 C60 C61 C62 C63 100nF

+3V3

100nF

I2C_SCL_3V3

1K

100nF

+5V

+5V

100nF

R11

I2C_SCL

+2V5

D1 BAT54

100nF

R1 4K7

XC164: 16 bits Multiplexé A0 inutilisé Si ecrture d un word @ad= 0x4000 -> A15=1 8 bits Multiplexé A0 utilisé

28-Jun-2005 Sheet of D:\CD elec projet\ProjetMP3_CM\protel\CM_mp3.ddb Drawn By: 7

8

1

2

3

4

5

6

7

8

D7 LED verte CMS

DC10

GND

OUT INH

VREF VIN SYNC COMP

FB

7

3

C47 D8 MBRS240LT3 R33 3K3 1%

I2C_SDA_3V3 I2C_SCL_3V3

C25

R32 10K 1%

5

R28 4K7

+3V3 1 14 3 4

+5V

1

47pF

MP3_MOSI

C53 22NF

220pF

100uF/25V

C46 C52 100nF

C50

6 8 2 4

D

S5 15uH/2A

U8 L5973 +12V

100nF

Z1 1K SMBJ12A

100nF

C68 C69 C81 C82 R51

100nF

+12V

F1

100nF

LITEFUSE SMD 3A 1 2 3

4K7

C51

28 5 6

MP3_REQ

R2

C28

100uF/25V

D

J4

100nF

Connecteur Alimentation

+3V3

47pF

MP3_SCK

/MP3_RES

R23

26

4K7

R3

4K7

9 10 11 12

C

25 13 2

VCC VCC SDA SCL

U19

VCC VCC BIT_EN SRC_INT TESTEN DATA_REQ SDI XTI SCKR RESET

XTO

SDO SCKT LRCKT OCLK

FILT PVDD

SCANEN GND GND

PVSS GND GND GND

+3V3 23 16 7 8 24 C31 21

22pF Q3 14.7456MHz C29

R52 1M

20

22pF

19 R53 4R7

17

470pF C34

C22 100NF

18 22 27 15

C35 4.7nF

+3V3

C

R55 1K

R54 4R7

STA013 U20 LP2989IM-2.5

+5V 4

Vin

8

/ERROR

6 +2V5 5 7 C49

10nF

C55 10µF/10V

100nF

3

100NF

BYPASS

C54

Vout

GND

1 C48

SENSE

/SHUTDOWN

+5V

AudioVcc

S1 33µH

C38

C13 100nF

C36 10µF/10V

560R

U11 AudioGND 1 B

SDATA

2

GND

+5V

U21 LD1117S33 Vin

C83 100nF

+3V3

C84 100nF

LRCK

4

C85

7 8

SCLK

3

Vout

VA AOUTL

MCLK

AOUTR AGND

5 6

4.7µF/10V C41 R57 R44 270K 10K 4.7nF

33µH

J10 2 1 RCA White B

AudioGND C39 R60 560R

4.7µF/10V R58 R45 C40 270K 10K 4.7nF

CS4334 S2

10µF/10V

R59

J11 2 1 RCA Red

AudioGND AudioGND +5V R61 220R +5V VCC VDD D6 BAT54 +VBAT BZX84C3V3

Z2

C45 0.1F

A

A

Title Size

Number

Revision

A3 Date: File: 1

2

3

4

5

6

28-Jun-2005 Sheet of D:\CD elec projet\ProjetMP3_CM\protel\CM_mp3.ddb Drawn By: 7

8

1

2

3

4

5

6

7

8

+5V +3V3

+3V3

R71 100K

47

/RESET_ATA

49

USB_PWV

C17 100nF

C16

R69 39K

51

USB_EN

21 5

100NF

PWR_VALID ATA_EN

U13 DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 DD10 DD11 DD12 DD13 DD14 DD15

/RESET NC NC

+5V

HD07 HD06 HD05 HD04 HD03 HD02 HD01 HD00

USB+ USB-

11 12 13 14 15 16 17 18

+5V

100nF

C32

24MHz

22pF

33µH

OE AB/BA

9 8 7 6 5 4 3 2

A15 A1 A2 A3 A4

D /RD /WR

19 1

/OE_ATA +5V

B7 B6 B5 B4 B3 B2 B1 B0

20

VCC

AD[0..15] A7 A6 A5 A4 A3 A2 A1 A0

OE AB/BA

9 8 7 6 5 4 3 2

AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0

19 1

/OE_ATA

74HC245 U15 HD08 HD09 HD10 HD11 HD12 HD13 HD14 HD15

13

11

C18

10µF/10V

VCC

A7 A6 A5 A4 A3 A2 A1 A0

74HC245 U14

Q4

33µH C37

A[0..15]

B7 B6 B5 B4 B3 B2 B1 B0

20

CY7C68300

S3

S4

11 12 13 14 15 16 17 18

/HDD_CS0 /HDD_CS1 HDD_DA0 HDD_DA1 HDD_DA2 /HDD_RD /HDD_WR

23 SDA_USB 22 SCL_USB

SDA SCL

+3V3

C

HD00 HD01 HD02 HD03 HD04 HD05 HD06 HD07 HD08 HD09 HD10 HD11 HD12 HD13 HD14 HD15

15 16

DPLUS DMINUS

/ARESET

12

R68 0R

/CS1 /CS0 DA2 DA1 DA0 INTRQ IORDY DMARQ /DMACK /DIOR /DIOW

AVCC

1 2 USB3 USB+ 4

46

USB_PWV

USB_connect

100K

PU10K

10

J12 MINI USB B Molex:54819-0588

/INTRQ /IORDY DMARQ /DMACK

10K U12 25 26 27 28 29 30 31 32 52 53 54 55 56 1 2 3

AGND

45 44 43 42 41 40 82R R62 8 82R R63 9 22 RES6B 38 37 /HDD_RD 36 /HDD_WR /HDD_CS1 /HDD_CS0 HDD_DA2 HDD_DA1 HDD_DA0

XTALO

20

D

R46

R?

50 39 34 24 18 14 6

R47 10K

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

C70 C71 C72 C73 C74 C75 C76 C77

R70 24K

R?

+3V3

VCC VCC VCC VCC VCC VCC VCC

+5V

XTALI

+3V3

USBGND C33 22pF

11 12 13 14 15 16 17 18

B7 B6 B5 B4 B3 B2 B1 B0

USBGND +5V

20

VCC

13

/CS_ATA A7 A6 A5 A4 A3 A2 A1 A0

OE AB/BA

AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15

9 8 7 6 5 4 3 2 19 1

11 74_32

C

/RD 220R

Permet d'ajouter un retard de quelque ns +3V3 R5 +3V3

+3V3

2K2

U16 1 2 3 4

A0 A1 A2 GND

VCC WP SCL SDA

8 7 6 5

24LC02

ATA_D00 ATA_D01 ATA_D02 ATA_D03 ATA_D04 ATA_D05 ATA_D06 ATA_D07 ATA_D08 ATA_D09 ATA_D10 ATA_D11 ATA_D12 ATA_D13 ATA_D14 ATA_D15

J13 JUMP1X3

SCL_USB

I2C_SCL_3V3

SDA_USB

I2C_SDA_3V3

Les cavaliers permettent de programmer l'EEPROM à partir du xc164

JUMP1X3 J14

+3V3 R7 2K2 B

RES1D RES1C RES1B RES1A RES2A RES2B RES2C RES2D RES5D RES3A RES3B RES3C RES3D RES4C RES4B RES4A

33R 33R

33R

33R

ATA_DA0 ATA_DA1 ATA_DA2 /ATA_CS0 /ATA_CS1 /ATA_RES

HD00 HD01 HD02 HD03 HD04 HD05 HD06 HD07 HD08 HD09 HD10 HD11 HD12 HD13 HD14 HD15

RES6A RES4D RES5A RES5C RES5B R93

22R

HDD_DA0 HDD_DA1 HDD_DA2 /HDD_CS0 /HDD_CS1 33R /RESET_ATA 33R

22R 22R

RES6C /ATA_DIOR RES6D /ATA_DIOW

/HDD_RD /HDD_WR

+3V3

DMARQ R25 5K6 10µF/10V C42

/OE_ATA

12

USB_EN

/OE_ATA R94

74HC245

U3D

R56 1K

+5V

B /IORDY

100nF C19

4K7 si mode sup à Ultra DMA 4 supporté.

ATA_D[00..15] J17 J16 ATA_D07 ATA_D06 ATA_D05 ATA_D04 ATA_D03 ATA_D02 ATA_D01 ATA_D00

A

J18 HE14_4 coudé +5V Connecteur alimentation IDE 4 100uF/25V 3 2 +12V C44 1 C43 C20 100uF/25V

DMARQ /ATA_DIOW /ATA_DIOR /IORDY /DMACK /ATA_INTRQ ATA_DA1 ATA_DA0 /ATA_CS0 /DASP

3 5 7 9 11 13 15 17 21 23 25 27 29 31 33 35 37 39 40 30 26

D07 D06 D05 D04 D03 D02 D01 D00

D08 D09 D10 D11 D12 D13 D14 D15

DMARQ DIOW RESET DIOR IORDY CSEL DMACK CSIO16 INTRQ DA1 PDIAG DA0 DA2 CS0 CS1 DASP GND GND GND GND GND GND GND

C21 100nF

4 6 8 10 12 14 16 18

ATA_D08 ATA_D09 ATA_D10 ATA_D11 ATA_D12 ATA_D13 ATA_D14 ATA_D15

/ATA_INTRQ

+5V

+5V +5V

R49 10K 1

/ATA_RES

28 32 34 36 38 2 19 22 24

/PDIAG ATA_DA2 /ATA_CS1

R50 10K J15 JUMP1X3

Cavalier -> master

R95 1K N.M.

CON_ATA

/ATA_RES /IORDY /DASP /PDIAG +5V

ATA_DA0 ATA_DA1 ATA_DA2

37 39 40 33 41 42 43 44 45 46 13 38 1 50 20 19 18 17 16 15 14 12 11 10 8

INTRQ CSEL VS2 VS1 RESET IORDY RFU RFU DASP /PDIAG VCC VCC GND GND A00 A01 A02 A03 A04 A05 A06 A07 A08 A09 A10

D00 D01 D02 D03 D04 D05 D06 D07 D08 D09 D10 D11 D12 D13 D14 D15 CS0 CS1 IOIS16 ATA_SEL WE CD1 CD2 IORD IOWR

21 22 23 2 3 4 5 6 47 48 49 27 28 29 30 31 7 32 24 9 36 26 25 34 35

ATA_D00 ATA_D01 ATA_D02 ATA_D03 ATA_D04 ATA_D05 ATA_D06 ATA_D07 ATA_D08 ATA_D09 ATA_D10 ATA_D11 ATA_D12 ATA_D13 ATA_D14 ATA_D15 /ATA_CS0 /ATA_CS1 +5V

A

Title

/ATA_DIOR /ATA_DIOW

100nF

Size

3

4

5

Number

Revision

A3 Date: File:

2

/INTRQ

R48 10K

COMPACT_FLASH

1

R64 82R

/ATA_INTRQ

6

28-Jun-2005 Sheet of D:\CD elec projet\ProjetMP3_CM\protel\CM_mp3.ddb Drawn By: 7

8